

FIG. 1






FIG. 2








FIG. 5





FIG. 6






FIG. 9B






FIG. 10








FIG. 13






FIG. 14








FIG. 18




FIG. 19




FIG. 20





FIG. 21








FIG. 23A








FIG. 24





FIG. 25







FIG. 31






FIG. 27




FIG. 28




FIG. 30




FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 37




FIG. 36




FIG. 38




FIG. 39




FIG. 41




FIG. 40




FIG. 42




FIG. 43







FIG. 45







►RdReq Req Addr Addr Sram D D Ctrl Ack 5 Addr Ack Rq AD D Ack **←** Xctrl Data Xrd 8 Rq AD D Ack Req Ctrl Req **EVENT NOTIFY** SramAddr Addr Pso **EVENT CLEAR** Addr 6\_ Ack PCI BUS **Pmstr** FIG. 48




FIG. 49




FIG. 50




FIG. 51




FIG. 52




FIG. 53




FIG. 54